Hardware core of pipelined thinning algorithm by Noordin, Mohamad Amin
 
 
 
 
HARDWARE CORE OF PIPELINED THINNING ALGORITHM 
 
 
 
 
 
 
MOHAMAD AMIN BIN NOORDIN 
 
 
 
 
 
 
A project report submitted in partial fulfilment of the 
requirements for the award of the degree of  
Master of Engineering (Electrical - Computer & Microelectronic System) 
 
 
 
 
Faculty of Electrical Engineering 
Universiti Teknologi Malaysia 
 
 
 
 
 
JUNE 2015 
 
 
 
iii 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Dedicated to my beloved mother, brother, sister, and wife and in the memories of my 
father. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
iv 
 
 
 
ACKNOWLEDGEMENT  
 
 
 
 
 First and foremost I would like to express my greatest gratitude to my 
supervisor, Professor Dr. Mohamed Khalil bin Mohd Hani for the guidance, 
enthusiasm, and motivation given throughout the progress of this project. Without his 
continuous support and interest, this project would not be accomplished as presented 
here. 
 
 My sincere appreciation also goes to my mother, brother, sister, and wife who 
has been truly supportive and has given me encouragement either morally or 
financially which enabled me to pursue on finishing the project. 
 
 I would also like to thank my friends who has directly or indirectly helped me 
in giving opinions, ideas, and other useful information throughout this project. 
 
 My sincere appreciation also goes to Lee Yee Hui for helping and guiding me 
to start my research on this work. 
 
  
 
 
 
 
 
 
 
 
 
v 
 
 
 
ABSTRACT 
 
 
 
 
The process to associate a particular individual with an identity is known as 
personal recognition.  One of the recognition system type is biometrics system.  A 
biometric system is essentially a pattern recognition system that that performs 
authentication based on the individual’s behavioural or physiological characteristics. 
One of the method is finger vein biometrics, which is an authentication technique that 
identify individuals and verify identity based on the images of human finger veins 
beneath the skin. There are a lot of process involved in a complete biometrics system. 
One of the process is thinning. Thinning or skeletonization is a process that extracts 
the vein patterns from binary image and produces 1-pixel wide output binary image as 
the result. Existing biometrics system have their own weaknesses and drawbacks such 
as not showing "aliveness" and also easy to be tampered with. Moreover, software 
implementation of biometrics system usually performed in an insecure environment 
and biometrics template stored in a central server. This is insecure and can cause 
leakage of information. Furthermore, thinning is a time consuming process, which 
takes a very long time to be completed in software implementation. So the objective 
of this work is to design a dedicated hardware core for thinning algorithm, implement 
and enhance the existing algorithm for better hardware performance, and apply 
pipeline architecture to the hardware design to further speed-up thinning process. This 
work will implement the algorithm in software and hardware. Hardware 
implementation of the algorithm is compared with software implementation in terms 
of accuracy and performance (speed). The hardware core designed managed to achieve 
a significant improvement in processing time. The work done in this project also 
managed to map a complex algorithm into hardware implementation and is the first 
one to implement thinning hardware design using System Verilog.  
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ABSTRAK 
 
 
 
 
Proses yang digunakan unuk mengetahui identiti seseorang individu dikenali 
sebagai sistem pengenalan diri. Salah satu contoh sistem pengenalan diri ialah sistem 
biometrik. Sistem biometrik ialah sistem pengenalan bentuk yang melakukan 
pengesahan berdasarkan ciri kelakuan dan fisiologi seseorang. Salah satu daripada cara 
tersebut ialah sistem biometrik urat jari, yang merupakan teknik pengesahan individu 
berdasarkan kepada imej saluran darah di bawah kulit jari. Proses “thinning” ialah 
teknik yang mengekstrak bentuk urat jari dan menghasilkan imej keluaran dengan saiz 
1 pixel. Sistem biometrik yang digunakan kini mempunyai kelemahan and 
kekurangannya yang tersendiri, seperti tidak menunjukkan “hidup” dan juga senang 
digodam. Malah, pelaksanan melalui perisian juga kebiasaannya dilakukan di dalam 
keadaan tidak selamat dan disimpan di dalam server. Ini adalah tidak selemat dan boleh 
menyebabkan pencurian maklumat. Lebih-lebih lagi, “thinning” ialah proses yang 
mengambil masa yang lama untuk dilaksanakan di dalam perisian. Justeru, objektif 
projek ini adalah mereka-bentuk perkakasan untuk algoritma “thinning”, pelaksanaan 
dan peningkatan algoritma, dan juga pelaksanaan “pipeline” untuk meningkatkan 
prestasi perkakasan. Algoritma tersebut akan dilaksanakan di dalam perisian dan 
perkakasan. Pelaksanaan perisian akan disbandingkan dengan pelaksanaan perkakasan 
dari segi ketepatan and prestasi (kelajuan). Perkakasan yang direka berjaya mencapai 
anjakan paradigma dalam masa memproses. Projek yang dilaksanakan juga berjaya 
melaksanakn algoritma yang kompleks di dalam perkakasan dan juga merupakan 
projek pertama yang melaksanakan perkakasan “thinning” menggunakan “Sytem 
Verilog”. 
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CHAPTER 1  
 
 
 
 
INTRODUCTION 
 
 
 
 
1.1 Background of Study 
 
 
The process to associate a particular individual with and identity is known as  
personal recognition. There are two traditional method that are widely used for 
recognition. These two methods are token-based and knowledge-based method. In 
token-based method, things possessed by the user is used for personal recognition such 
as ID card, keys, passport, or security tokens. In a knowledge-based method, 
something that the user knows is used for recognition such as Personal Identification 
Number (PIN), password, or pass phrase. A biometric system is essentially a pattern 
recognition system that that performs authentication based on the individual’s 
behavioural or physiological characteristics [1]. Biometrics system is more reliable 
since the biometric characteristic cannot be lost or forgotten, difficult to replicate 
biometric features, and the system requires the person to be presented for the 
recognition process [2]. The overall process can be simplified as follows: 
 
a. Biometric data acquisition from an individual 
b. Feature extraction from the acquired data 
c. Extracted feature comparison between the template and database 
d. Executing an action based on the comparison result (grant 
access/identification)
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Example of biometrics systems are face, iris, voice, and fingerprint.  Other than 
these methods, the newer biometrics method is the finger-vein recognition. Finger 
Vein Biometrics is an authentication technique that identify individuals and verify 
identity based on the images of human finger veins beneath the skin. It is believed that 
the patterns of blood vein are unique to every individual, even among twins [3]. Finger 
vein biometrics provides are higher security means compared to other biometrics 
systems. For example, in voice recognition, vocal data can be stolen easily and allows 
for forgeries to be made with the stolen data. Similar problem can be seen in face 
recognition technique. Finger print biometrics is quite popular and well acknowledge 
across the society. However it has some weaknesses. The finger print pattern can easily 
be stolen and used for fraudulent. For iris biometrics, even though it provides high 
security, it is inconvenient because for an accurate iris recognition, it requires precise 
eye positioning during the recognition process. Moreover, the direct application of 
light into the eyes is unfriendly.   
There are a lot of process involved in a complete biometrics system. One of the 
process is thinning, which is an important operation in the preprocessing stage of   
pattern recognition. Thinning or skeletonization is a process that extracts the vein 
patterns from binary image and produces 1-pixel wide output binary image as the 
result. [4]. Thinning is used to reduce the image data for storing and data processing. 
In a thinning process, a 3x3 window will be used to scan through the whole image and 
the necessary processing on the object pixel (center pixel) will be done based on its 
neighboring pixels. 
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1.2 Problem Statement 
 
 
The rapid growth in the information technology has caused the authentication 
system to become something important in our daily life. The expectation from 
biometrics system are not just to have a system with better accuracy, but also to have 
a system that is able to produce an output at a very fast computation time.  
Usually, the biometrics system are implemented in software. The software 
implementation of the biometrics system usually performed in an insecure 
environment and biometrics template stored in a central server [5]. This is insecure 
and can cause leakage of information. This can lead to a critical biometric information 
leakage issue [6]. A dedicated hardware design can be used to overcome this problem. 
In a biometrics recognition system, thinning is one of the most compute 
intensive process. So thinning is a time consuming process. A very detailed 
calculation/processing is required to be applied on all the image pixels. This processing 
time is also dependent on the image size and the mask size used. It takes a very long 
time to be completed in software implementation. So, it needs to be accelerated in 
hardware by creating a dedicated hardware core for the processing. 
The algorithm developed for thinning process are usually optimized for 
software implementation. Some of the works done involves applying thinning 
algorithm directly into the hardware without any enhancement and pipelining which 
causes the time improvement form software to hardware implementation is not so 
significant.  
 
 
 
 
1.3 Objective  
 
 
This project has three main objectives. First is to create a dedicated hardware core 
for the thinning algorithm. Second is to implement and enhance the existing thinning 
algorithm for better hardware performance. The final objective is to apply pipeline 
architecture to the hardware design to further speed-up the thinning process.  
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1.4 Scope 
 
 
The scope of this thesis’ work are: 
 
 
i. The proposed Hardware Core of Pipelined Thinning Algorithm design is 
restricted on simulation model and not implemented on FPGA. 
ii. The dedicated hardware core design is targeted for raw finger-vein image with 
the size of 240x160.  
iii. The software simulation of the thinning algorithm is done using MATLAB and 
the hardware design is based on System Verilog Hardware Description 
Language (HDL). 
iv. The hardware design simulation and functionality verification is done using 
Model Sim for waveform simulation, and MATLAB to display the obtained 
output image. 
v. The targeted Device for Gate Level Simulation is Aria II GX. 
 
 
 
 
1.5 Project Achievement  
 
 
The achievements obtained from this project are: 
 
 
i. This project will be the first one to create a hardware core design of the thinning 
algorithm using System Verilog. 
ii. This project maps a complex thinning algorithm into hardware implementation 
and made enhancement to the algorithm so that it will be more suited for 
hardware implementation. 
5 
 
 
 
iii. The design achieved a significant improvement in terms of processing time and 
able to run at high frequency. 
iv. High throughput at the output is achieved by applying pipelining to the design. 
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